A NEW CMOS DESIGN AND ANALYSIS OF CURRENT CONVEYOR SECOND GENERATION (CCII)

MAHMOUD AHMED SHAKTOUR¹, FATHI OMAR ABUBRIG², AIAA YOUSEF OKASHA³

¹Elmergib University, Faculty of Science, Department of Physics.
²Al- Asmarya Islamic University, Faculty of Science, Department of Physics.
³Elmergib University, Faculty of Science, Department of Physics.

¹mashakure@elemergib.edu.ly, ²dr.Fathomar@gmail.com, ³alaa_okasha2000@yahoo.co.uk

Abstract: This paper describes the current conveyors used as a basic building block in a variety of electronic circuit in instrumentation and communication systems. Today these systems are replacing the conventional Op-amp in so many applications such as active filters, analog signal processing. Current conveyors are unity gain active building block having high linearity, wide dynamic range and provide higher gain bandwidth. The proposed current conveyors are simulated using TSMC 0.18μm CMOS technology on Advanced Design System and the results are also tabulated for comparison. The main features of these current conveyors are low voltage, less power, high slew rate and wide bandwidth for voltage transfer ($V_y$ to $V_x$) and current transfer ($I_x$ to $I_z$) which make them suitable for high frequency and low power applications.

Keywords: Bulk-Driven transistors, Current Conveyor of Second Generation CCII, CMOS integrated circuit, PSPICE simulation.

1. INTRODUCTION

One of the most basic building blocks in the area of current-mode analogue signal processing is the current conveyor (CC). The principle of the current conveyor of the first Generation was published in 1968 by K. C. Smith and A. S. Sedra [1]. Current Conveyor First Generation CCI was then replaced by a more versatile second-generation device in 1970 [2], the CCII Current conveyor designs have mainly been with BJTs due to their high transconductance values compared to their CMOS counterparts. They are used as current-feedback operational amplifiers like the MAX477 high-speed amplifier and the MAX4112
low-power amplifier, which both feature current feedback rather than the conventional voltage feedback used by standard operational amplifiers. Current conveyors are used in high-frequency applications where the conventional operational amplifiers cannot be used, because the conventional designs are limited by their gain-bandwidth product.

The current mode circuits such as Current conveyors (CCs) have received considerable attention and emerged as an alternate building block to the Op-Amp (voltage mode circuit) in the field of analog signal processing [3] due to its potential performance feature. In CCs, the use of current rather than voltage as the active parameter can result in a higher usable gain, accuracy and bandwidth due to reduced voltage excursion at sensitive nodes [4]. The current conveyors are not only useful for current processing, but also offer certain important advantages in voltage processing circuits. The nonlinear circuits and dynamics [5] can easily be developed using CCs.

With the reduction in the supply voltage and device threshold voltage of CMOS technology, the performance of CMOS voltage mode circuits has greatly affected which results in a reduced dynamic range, an increased propagation delay and reduced noise margins. The CCs have simple structure, wide bandwidth and capability to operate at low voltage. It also offers unity current gain, unity voltage gain, higher linearity, wider dynamic range and better high frequency performance.

2. THE CURRENT CONVEYOR CC

The current conveyor is functionally flexible and versatile in nature as it has precise unity voltage gain between X and Y; unity current gain between Z and X as shown in Fig. 1, rather than the high ill-defined open loop gain of Op-Amps. Because of this fact, CCII is generally used without feedback in amplifier applications [6, 7].

![Fig. 1: Building block of Current conveyor](image-url)
The build block of current conveyor and its generalised characteristics equation are represented by the following hybrid matrix.

\[
\begin{bmatrix}
I_Y \\
V_X \\
I_Z
\end{bmatrix} =
\begin{bmatrix}
0 & a & 0 \\
b & 0 & 0 \\
0 & c & 0
\end{bmatrix}
\begin{bmatrix}
V_Y \\
I_X \\
V_Z
\end{bmatrix}
\]

(1)

The current conveyor is a grounded three-port network represented by the black box (Fig 1) with the three ports denoted by X, Y, and Z. Its terminal characteristics can be represented best by a hybrid matrix giving the outputs of the three ports in terms of their corresponding inputs [8].

3. CURRENT CONVEYOR SECOND GENERATION CCII

The second-generation current conveyor (CCII) is used as a basic building block in many current-mode analog circuits. It offers high input impedance at voltage input port Y, which is preferable in order to avoid loading effect. Therefore, second generation current conveyor is developed to overcome the problem loading effect of CCI. The CCII is considered as a basic building block in analog circuit design because all the analog applications can be developed by making suitable connections of one or more CCIIIs with passive and active components.

The second-generation current conveyor is a grounded three-terminal (X, Y and Z) device as shown in Fig. 2 (a), and the equivalent circuit of the ideal CCII is shown in Fig. 2 (b).

The characteristics of ideal CCII are represented by the following hybrid matrix

\[
\begin{bmatrix}
I_Y \\
V_X \\
I_Z
\end{bmatrix} =
\begin{bmatrix}
0 & 0 & 0 \\
1 & 0 & 0 \\
0 & \pm 1 & 0
\end{bmatrix}
\begin{bmatrix}
V_Y \\
I_X \\
V_Z
\end{bmatrix}
\]

(2)

An ideal CCII has the following characteristics:

\[V_Y = -a I_Y, \quad I_X = b I_Y - c V_X, \quad V_Z = c I_Y - b V_X\]
- Infinite input impedance at terminal Y \((R_Y = \infty \text{ and } I_Y = 0)\)
- Zero input impedance at terminal X \((R_X = 0)\)
- Accurate voltage copy from terminal Y to X \((V_X = V_Y)\)
- Accurate current copy from terminal X to Z with infinite output impedance at Z \((I_Z = I_X \text{ and } R_Z = \infty)\)

4. OPERATIONS USING THE IDEAL CCII

- **Amplifiers using CCII**

  The CCII can easily be used to form the current output amplifiers and voltage-output amplifier as shown in Fig. 3. The voltage- and current- gains are as follows:

  \[
  \frac{I_{out}}{I_{in}} = \frac{R_1}{R_2} \quad (3)
  \]

  \[
  \frac{V_{out}}{V_{in}} = \frac{R_2}{R_1} \quad (4)
  \]

  ![Fig. 3: (a) CCII-based current amplifier, (b) CCII-based voltage amplifier.](image)

- **Integrators using CCII**

  In Fig. 4, simple current- and voltage- integrators are presented.
Fig. 4: (a) CCII-based current integrator, (b) CCII-based voltage integrator.

The output signals are as follows:

\[ I_{out} = \frac{I_{in}}{sCR} \] (5)

\[ V_{out} = \frac{V_{in}}{sCR} \] (6)

- Adders using CCII

In Fig. 5, CCII-based current adder and CCII-based voltage adder are reported, with the following equations:

\[ I_{out} = -(I_{in1} + I_{in2}) \] (7)
Differentiators using CCII

Current- and voltage-mode versions are shown in Fig. 6. The output signals are as follows:

\[ V_{out} = -\frac{R}{R_1} V_{in1} - \frac{R}{R_2} V_{in2} \]  

Fig. 6: (a) CCII-based current differentiator, (b) CCII-based voltage differentiator.

5. PROPOSED CMOS CURRENT CONVEYOR SECOND GENERATION

A new connection of Bulk-driven OTA is used to realize the CCII. In the OTA-based approach, presented in Fig.7, Bulk-driven OTA is used to implement the unity gain buffer between the Y and X inputs [9]. The X input current \( I_x \) is sensed by duplicating buffers, output transistors \( M_6 \) and \( M_7 \) using transistors \( M_8 \) and \( M_9 \), and extracting the X current from them as \( I_z \). Since transistors \( M_8 \) and \( M_9 \) have the same size and gate-source voltage as the output stage transistors \( M_6 \) and \( M_7 \), the current \( I_z \) should be a copy of the current flowing through \( M_6 \) and \( M_7 \) which is \( I_x \). Transistors \( M_{10}-M_{15} \) are used to generate \( I_z \). Since no additional transistors need to be inserted between the OTA and rails, the approach will not increase the minimum operating voltage over that of the operational core. In addition the voltage follower is based on an OTA, thus it will maintain all the benefits and also the disadvantages of such a circuit i.e. a good voltage follower at the cost of lower bandwidth [10].
The aspect ratios of each of the transistors used the CCII in Fig. 7 are listed in Table 1.

\[ V_{DD} & V_{SS} = \pm 0.6\text{V}, \quad R = 5\text{k}\Omega, \quad R_C = 4.7\text{k}\Omega, \quad C_C = 0.5\text{pF} \]

<table>
<thead>
<tr>
<th>Transistor</th>
<th>Length (µm)</th>
<th>Width (µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M₁, M₂</td>
<td>2</td>
<td>30</td>
</tr>
<tr>
<td>M₃, M₄</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>M₅, M₁₆</td>
<td>3</td>
<td>20</td>
</tr>
<tr>
<td>M₆, M₈, M₁₀, M₁₂, M₁₄</td>
<td>2</td>
<td>16</td>
</tr>
<tr>
<td>M₇, M₉, M₁₁, M₁₃, M₁₅</td>
<td>3</td>
<td>40</td>
</tr>
<tr>
<td>M₁₇</td>
<td>3</td>
<td>10</td>
</tr>
</tbody>
</table>

Table 1. Aspect ratios of the transistors used in the CCII in Fig. 7.

6. SIMULATION RESULTS

The simulated frequency responses of current gains \( I_{Z+}/I_{X} \), \( I_{Z-}/I_{X} \) are given in Fig. 8. The cut off frequencies for the gains are 20 MHz and 52 MHz, respectively.

In Fig. 9, the input voltage buffer behaviour is shown. A DC sweep simulation has been performed, to check the range in which the voltage on X node is equal to the voltage applied to Y node.
The current linearity between X and Y terminal of the bulk-driven current conveyor (CCII±) from Fig. 7, is demonstrated in Fig. 10. Note that for input currents $I_x$ and $I_z$, the boundary of linear operation is ca±16μA.

The corresponding small-signal current gains are as follows: $I_z+/I_x$, $I_z-/I_x = 1$, and the corresponding voltage gain $V_Y/V_X = 0.97$.

The small-signal low frequency resistance of the X terminal $R_X$ is equal to 166Ω as shown in Fig. 11. The small-signal resistance of the Y terminal $R_Y$ is equal to 50GΩ.

The small-low frequency signal resistances of the $Z_+, Z_-$ outputs terminals are equal to 560kΩ, and 554kΩ, respectively. Simulation results of the CCII± are summarized in Table 2.
Fig. 11: The X node input resistance $r_{\text{in},X}$ of the CCII in Fig. 7.

Fig. 12: The Z node output resistance $r_{\text{in},Z}$ of the CCII in Fig. 7.

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Simulation Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power consumption</td>
<td>119 $\mu$W</td>
</tr>
<tr>
<td>3-dB bandwidth $I_{Z+}/I_X$</td>
<td>20 MHz</td>
</tr>
<tr>
<td>3-dB bandwidth $I_{Z}/I_X$</td>
<td>52 MHz</td>
</tr>
<tr>
<td>DC voltage range</td>
<td>$-400, 600$ mV</td>
</tr>
<tr>
<td>DC current range</td>
<td>$\pm 16$ $\mu$A</td>
</tr>
<tr>
<td>Current gain $I_{Z}/I_X$</td>
<td>1</td>
</tr>
<tr>
<td>Voltage gain $V_X/V_Y$</td>
<td>0.97</td>
</tr>
<tr>
<td>Node X parasitic DC resistance</td>
<td>166 $\Omega$</td>
</tr>
<tr>
<td>Node Y parasitic DC resistance</td>
<td>50 G$\Omega$</td>
</tr>
<tr>
<td>Node Z+ parasitic DC resistance</td>
<td>560 k$\Omega$</td>
</tr>
<tr>
<td>Node Z- parasitic DC resistance</td>
<td>554 k$\Omega$</td>
</tr>
</tbody>
</table>

Measurement condition: $V_{\text{DD}} = 0.6$V, $V_{\text{SS}} = -0.6$V

Tab. 2: Simulation results of the Bulk-driven CCII.

7. CONCLUSION

In this paper Bulk-driven CCII based on operational Transconductance Amplifier OTA is simulated using TSMC 0.18um CMOS technology with 0.6V power supply. Differential pair partially improves for power dissipation and terminal impedances but bandwidth reduces when scaled down from 0.35um to 0.18um. CCII can be used as a voltage buffer and current buffer.
REFERENCES


[9] KHATEB, F., BIOLEK, D., NOVACEK, K. "On the design of low-voltage low-power bulk-driven CMOS current conveyors".